USN					

Eighth Semester B.E. Degree Examination, Dec.2013/Jan.2014 **Advanced Computer Architectures**

Time: 3 hrs. Max. Marks: 100 Note: Answer FIVE full questions, selecting

PART - A

1	a.	Define Instruction Set Architecture (ISA). Explain seven dimensions of an ISA.	(08 Marks)
	h.	Find the number of dies per 500 mm wafer for a die that is 2.0 cm on a side	(04 Marks)

Explain main measures of dependability.

Der PU time in term of instruction cycle and cycles per instruction? (04 Marks)

at least TWO questions from each part.

Explain bases of a RISC instruction set.

(05 Marks) warding method. (07 Marks) Show with attagram, how data hazard stalls are minimized by fer

List the type of exceptions. Explain requirements on exceptions. (08 Marks)

Define ILP. Explain data dependencies and hazards in detail.

(08 Marks)

With finite state processor, explain 2-bit prediction scheme.

(05 Marks)

(04 Marks)

Explain hardware-based speculation with steps involved in instruction execution. (07 Marks)

What are the three major flayours of multiple issue processor? Summarize the basic approaches to multiple issue and their distinguishing characteristics. (08 Marks)

b. Explain branch target buffer with heat liagrams.

(06 Marks)

c. What are the issues involved in implementation of speculation? Explain register renaming approach. (06 Marks)

Explain taxonomy of parallel architecture according to Flynn.

(06 Marks)

- To achieve a speedup of 80 with 100 processors, what fraction of the original computation can be sequential? (06 Marks)
- c. Explain the basic of directory based cache coherence protocol.

(08 Marks)

- Assume a computer where the clocks per instruction is 1.0 when all memory accesses hit in the cache. Only data accesses are loads and stores, and these total 50% of the instructions. If the miss penalty is 25 clock cycles and the miss rate is 2%, now much faster would the computer be if all instruction were cache hits? (06 Marks)
 - b. Explain following cache optimizations:
 - i) Higher associativity to reduce miss rate
 - ii) Read misses over writes to reduce miss penalty.

(08 Marks)

Explain techniques for fast address translation.

(06 Marks)

Explain "compiler optimizations to reduce miss rate" in advanced cache optimization.

Explain DRAM memory technology with its basic organization.

(08 Mark

Write a note on protection via virtual machines. C.

Explain loop level dependencies by considering following code:

for
$$(i = 1; i \le 100; i = i + 1)$$
 {
 $A[i] = A[i] + B[i];$
 $B[i] = C[i] + D[i];$ }

(06 Marks)

Explain software pipelining with symbolic loop unrolling.

(09 Marks)

List and explain five execution unit slots in the IA-64 architecture with example instructions. (05 Marks)